Repository navigation
Conversation
QSF writes the Quartus settings file and SDC the timing constraints, from the same board and design declarations as LPF; Quartus writes a whole workspace with build.sh and a Makefile whose load and flash targets use openFPGALoader, since Quartus's own programmer runs only where Quartus does. The device prefix picks the vendor, and each emitter refuses the other vendor's part. A board-wide I/O standard also becomes the device default, because Quartus otherwise supplies the banks no port lands in at 2.5 V and the configuration pins end up across two voltages. The app writes .qsf and .sdc beside the Verilog for such a board and accepts --emit Quartus. The yosys depth estimate knows the Intel families. Checked by compiling a blinky for the MAX 10 10M08S evaluation kit in Quartus Prime 25.1: no errors, no I/O warnings, timing closed at 50 MHz. Loading on the board awaits the cable.
Codecov Report❌ Patch coverage is
Additional details and impacted files@@ Coverage Diff @@
## master #9 +/- ##
==========================================
+ Coverage 88.42% 88.63% +0.21%
==========================================
Files 41 43 +2
Lines 6524 6672 +148
==========================================
+ Hits 5769 5914 +145
- Misses 755 758 +3 ☔ View full report in Codecov by Harness. 🚀 New features to boost your workflow:
|
The board binding, constraint file and Diamond workspace tests were spread over runtests.jl, soc.jl and timing.jl, each beside the design it used, while the Quartus side arrived in one file. Both tool chains now have a file of their own, named for the tool as the emitters are. The tests move unchanged, except that the check that the rate units are not exported no longer depends on running before `using QuartzHDL.Units`.
This branch has not been deployed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
QSF(board)writes the Quartus settings file andSDC(board)the timing constraints, from the same declarations asLPF.Quartus(board)writes a whole workspace withbuild.shand a Makefile whoseloadandflashtargets use openFPGALoader..qsfand.sdcbeside the Verilog for such a board and accepts--emit Quartus. The yosys depth estimate knows the Intel families.docs/.Checks
Pkg.test()green with iverilog, including newtest/quartus.jland command-line checks.