Skip to content

Actions: pytorch/cpuinfo

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
676 workflow runs
676 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
CPU info support on FreeBSD/aarch64 Build using Bazel #510: Pull request #436 opened by yurivict
-1s yurivict:FreeBSD
yurivict:FreeBSD
-1s
CPU info support on FreeBSD/aarch64 Build using CMake #786: Pull request #436 opened by yurivict
-1s yurivict:FreeBSD
yurivict:FreeBSD
-1s
CPU info support on FreeBSD/aarch64 clang-format #577: Pull request #436 opened by yurivict
-1s yurivict:FreeBSD
yurivict:FreeBSD
-1s
Add Arm Neoverse V3 recognition Build using CMake #785: Pull request #435 opened by ashuie
Action required ashuie:add-neoverse-v3-support
ashuie:add-neoverse-v3-support
Action required
Add Arm Neoverse V3 recognition clang-format #576: Pull request #435 opened by ashuie
Action required ashuie:add-neoverse-v3-support
ashuie:add-neoverse-v3-support
Action required
Add Arm Neoverse V3 recognition Build using Bazel #509: Pull request #435 opened by ashuie
Action required ashuie:add-neoverse-v3-support
ashuie:add-neoverse-v3-support
Action required
Scheduled CodeQL #61: by github-advanced-security AI
1m 17s main
main
1m 17s
Scheduled CodeQL #60: by github-advanced-security AI
1m 25s main
main
1m 25s
Guard processors[i].cache.l2 assignment in cpuinfo_arm_linux_init Build using Bazel #508: Pull request #434 opened by fbarchard
Action required fbarchard:fix-arm-linux-l2-bounds
fbarchard:fix-arm-linux-l2-bounds
Action required
Guard processors[i].cache.l2 assignment in cpuinfo_arm_linux_init clang-format #575: Pull request #434 opened by fbarchard
Action required fbarchard:fix-arm-linux-l2-bounds
fbarchard:fix-arm-linux-l2-bounds
Action required
Guard processors[i].cache.l2 assignment in cpuinfo_arm_linux_init Build using CMake #784: Pull request #434 opened by fbarchard
Action required fbarchard:fix-arm-linux-l2-bounds
fbarchard:fix-arm-linux-l2-bounds
Action required
Scheduled CodeQL #59: by github-advanced-security AI
1m 31s main
main
1m 31s
Loongarch support Build using Bazel #507: Pull request #273 synchronize by MQ-mengqing
Action required MQ-mengqing:loongarch_support
MQ-mengqing:loongarch_support
Action required
Loongarch support Build using CMake #783: Pull request #273 synchronize by MQ-mengqing
Action required MQ-mengqing:loongarch_support
MQ-mengqing:loongarch_support
Action required
Loongarch support clang-format #574: Pull request #273 synchronize by MQ-mengqing
Action required MQ-mengqing:loongarch_support
MQ-mengqing:loongarch_support
Action required
Disable SME on iOS Build using Bazel #506: Pull request #433 opened by fbarchard
39s fbarchard:fix-apple-sme-ios
fbarchard:fix-apple-sme-ios
39s
Disable SME on iOS clang-format #573: Pull request #433 opened by fbarchard
1m 33s fbarchard:fix-apple-sme-ios
fbarchard:fix-apple-sme-ios
1m 33s
Disable SME on iOS Build using CMake #782: Pull request #433 opened by fbarchard
9m 16s fbarchard:fix-apple-sme-ios
fbarchard:fix-apple-sme-ios
9m 16s
Add support for retrieving RISC-V L1 and L2 cache sizes Build using Bazel #505: Pull request #388 synchronize by XYenChi
Action required XYenChi:patch-1
XYenChi:patch-1
Action required
Add support for retrieving RISC-V L1 and L2 cache sizes clang-format #572: Pull request #388 synchronize by XYenChi
Action required XYenChi:patch-1
XYenChi:patch-1
Action required
Add support for retrieving RISC-V L1 and L2 cache sizes Build using CMake #781: Pull request #388 synchronize by XYenChi
Action required XYenChi:patch-1
XYenChi:patch-1
Action required
Add support for retrieving RISC-V L1 and L2 cache sizes Build using CMake #780: Pull request #388 synchronize by XYenChi
Action required XYenChi:patch-1
XYenChi:patch-1
Action required
Add support for retrieving RISC-V L1 and L2 cache sizes Build using Bazel #504: Pull request #388 synchronize by XYenChi
Action required XYenChi:patch-1
XYenChi:patch-1
Action required
Add support for retrieving RISC-V L1 and L2 cache sizes clang-format #571: Pull request #388 synchronize by XYenChi
Action required XYenChi:patch-1
XYenChi:patch-1
Action required
Scheduled CodeQL #58: by github-advanced-security AI
1m 29s main
main
1m 29s